Regviz

Espressif Systems /ESP32-S3 /RTC_CNTL /INT_ENA_RTC_W1TS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA_RTC_W1TS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/RTC_CNTL/INT_ENA_RTC_W1TS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SLP_WAKEUP_INT_ENA_W1TS)SLP_WAKEUP_INT_ENA_W1TS 0 (SLP_REJECT_INT_ENA_W1TS)SLP_REJECT_INT_ENA_W1TS 0 (SDIO_IDLE_INT_ENA_W1TS)SDIO_IDLE_INT_ENA_W1TS 0 (WDT_INT_ENA_W1TS)WDT_INT_ENA_W1TS 0 (TOUCH_SCAN_DONE_INT_ENA_W1TS)TOUCH_SCAN_DONE_INT_ENA_W1TS 0 (ULP_CP_INT_ENA_W1TS)ULP_CP_INT_ENA_W1TS 0 (TOUCH_DONE_INT_ENA_W1TS)TOUCH_DONE_INT_ENA_W1TS 0 (TOUCH_ACTIVE_INT_ENA_W1TS)TOUCH_ACTIVE_INT_ENA_W1TS 0 (TOUCH_INACTIVE_INT_ENA_W1TS)TOUCH_INACTIVE_INT_ENA_W1TS 0 (BROWN_OUT_INT_ENA_W1TS)BROWN_OUT_INT_ENA_W1TS 0 (MAIN_TIMER_INT_ENA_W1TS)MAIN_TIMER_INT_ENA_W1TS 0 (SARADC1_INT_ENA_W1TS)SARADC1_INT_ENA_W1TS 0 (TSENS_INT_ENA_W1TS)TSENS_INT_ENA_W1TS 0 (COCPU_INT_ENA_W1TS)COCPU_INT_ENA_W1TS 0 (SARADC2_INT_ENA_W1TS)SARADC2_INT_ENA_W1TS 0 (SWD_INT_ENA_W1TS)SWD_INT_ENA_W1TS 0 (XTAL32K_DEAD_INT_ENA_W1TS)XTAL32K_DEAD_INT_ENA_W1TS 0 (COCPU_TRAP_INT_ENA_W1TS)COCPU_TRAP_INT_ENA_W1TS 0 (TOUCH_TIMEOUT_INT_ENA_W1TS)TOUCH_TIMEOUT_INT_ENA_W1TS 0 (GLITCH_DET_INT_ENA_W1TS)GLITCH_DET_INT_ENA_W1TS 0 (TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS)TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS

Description

oneset rtc interrupt

Fields

SLP_WAKEUP_INT_ENA_W1TS

enable sleep wakeup interrupt
SLP_REJECT_INT_ENA_W1TS

enable sleep reject interrupt
SDIO_IDLE_INT_ENA_W1TS

enable SDIO idle interrupt
WDT_INT_ENA_W1TS

enable RTC WDT interrupt
TOUCH_SCAN_DONE_INT_ENA_W1TS

enable touch scan done interrupt
ULP_CP_INT_ENA_W1TS

enable ULP-coprocessor interrupt
TOUCH_DONE_INT_ENA_W1TS

enable touch done interrupt
TOUCH_ACTIVE_INT_ENA_W1TS

enable touch active interrupt
TOUCH_INACTIVE_INT_ENA_W1TS

enable touch inactive interrupt
BROWN_OUT_INT_ENA_W1TS

enable brown out interrupt
MAIN_TIMER_INT_ENA_W1TS

enable RTC main timer interrupt
SARADC1_INT_ENA_W1TS

enable saradc1 interrupt
TSENS_INT_ENA_W1TS

enable tsens interrupt
COCPU_INT_ENA_W1TS

enable riscV cocpu interrupt
SARADC2_INT_ENA_W1TS

enable saradc2 interrupt
SWD_INT_ENA_W1TS

enable super watch dog interrupt
XTAL32K_DEAD_INT_ENA_W1TS

enable xtal32k_dead interrupt
COCPU_TRAP_INT_ENA_W1TS

enable cocpu trap interrupt
TOUCH_TIMEOUT_INT_ENA_W1TS

enable touch timeout interrupt
GLITCH_DET_INT_ENA_W1TS

enbale gitch det interrupt
TOUCH_APPROACH_LOOP_DONE_INT_ENA_W1TS

enbale touch approach_loop done interrupt

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data